In this paper, a direct current control method based on a one-cycle controller (DCOCC) for double frequency buck converters (DF buck) is proposed. This control method can make the average current through the high frequency and low frequency inductors of a DF buck converter equal. This is similar to the average current control method. However, the design of the loop compensator is much easier when compared with the average current control. Since the average current though the high frequency and low frequency inductors is equivalent, the current stress of the high frequency switches and the switch losses are minimized. Therefore, the efficiency of the DF buck converter is improved. Firstly, the operation principle of DCOCC is described, then the small signal models of a one cycle controller and a DF buck converter are presented based on the state space average method. Eventually, a system block diagram of the DCOCC controlled DF buck is established and the compensator is designed. Finally, simulation and experiment results are given to verify the correction of the theory analysis.
I. INTRODUCTION
In order to improve the performance of a power converter, it is necessary to increase the switching frequency. However, a higher switching frequency means higher switching losses and lower efficiency of the converter. The soft-switching technique is an effective method to solve the contradiction between the performance and efficiency of a converter and has become a hotspot in the research of power electronics [1] - [5] . In [6] , a novel DF buck converter was proposed. This converter is composed of two buck cells, where the switching frequency of one of the cells is much higher than the other. Therefore, one of the cells is called the high frequency buck cell and the other one is called the low frequency buck cell. The output characteristics of the DF buck converter are determined by the high frequency cell and can be improved by increasing its switching frequency. Because the current through the high frequency switches is shunted by the low frequency buck cell, the switching losses will not increase too much due to the increases in the switch frequency. As a result, the performance of the DF buck converter is improved while the efficiency does not decrease. This is another effective way to solve the contradiction mentioned above. To shunt the current through the switches of the high frequency cell effectively, it is necessary to control the current through the inductor of the low frequency buck cell so that it is approximately equal to that of the high frequency buck cell. As a result, a current type control needs to be adopted to control the DF buck converter, such as the average current control [7] , the peak current control [8] , the hysteretic current control [9] , etc. Adopting the average current control can make the average current through the high and low frequency inductors equal and insure that the current stresses of the high frequency switches are theoretically minimal. However, the inner current loop and the outer voltage loop compensator must be designed carefully. When adopting the peak current control, the current stress of the high frequency switch is higher and the sub-harmonic oscillation has to be eliminated. The hysteretic current control is a kind of variable frequency control and the design of the filters is quiet difficult. In this paper, a direct current control method based on a one cycle controller [10] for DF buck converters is proposed. This method has the following characteristics:
 The average current value through the high frequency inductor and the low frequency inductor can be controlled to be equal, while the current stress of the high frequency switch and the switch losses are minimized. Therefore, the efficiency of DF buck converter is improved.  Unlike the average current control, there is only one voltage loop compensator and its design is very easy.  The analog circuit to realize the controller is very simple.
In section II, the operation principle of the DCOCC controlled DF buck converter is described. In section III, the small signal models of a one cycle controller and a DF buck converter are presented, eventually, a system block diagram is established. The simulation and experimental verification are shown in section IV and section V, respectively. Finally, some conclusions are given in section VI.
In the following analysis, the capital letter represents the variable's quiescent value; the small letter represents the variable's instantaneous value, and represents the variable's small ac variation. When the clock pulse CLK comes, the switch S R is turned on and S F is turned off, and the integrator INT begins to integrate the sensed current R f i L . The output of the comparator COM changes its state and triggers the flip-flop FF when the output of the INT reaches u c . This in turn, turns on S F , turns off S R and resets the output of the INT to zero. The operation principle of the OCCa is the same as for the OCC described above.
The condition where the average values of i L and i La are controlled to be equal will be discussed in the following. It is assumed that the DF buck converter is working in continuous current mode (CCM), and that all of the power devices are ideal. Let the integration constants T i and T ia of the integrators INT and INTa be equal to the periods T H and T L of the clock pulses CLK and CLKa, respectively. That is:
During the turn on of SR, i L is:
where d is the duty ratio of S R . During the turn on of S Ra , i La can be approximately expressed as: 
where d a is the duty ratio of S Ra . According to [6] , when the DF buck converter is in the steady state, the duty radios of S R and S Ra are equal to satisfy the voltage-second balance requirement of inductor L a , which is assumed as d.
Referring to Fig. 1 , the following can be obtained: That is to say, if the sensor coefficients of i L and i La are equal, assumed as R a , then the average value of i L and i La is controlled to be equal, which is assumed as I a . Fig. 3 . Voltage and current waveforms in one low frequency switching period. Based on the conditions described above, the operation principle of the DCOCC controlled DF buck converter is analyzed as follows. The key waveforms in one low frequency switching period are shown in Fig. 3 , where f H is three times f L with the same duty cycle of 0.6. There are four switching states according to the status of the switches S R and S Ra , which are listed in Table I . State a denotes that both of the switches S R and S Ra are on and the equivalent circuit is shown in Fig. 2(a) . In a similar manner, the equivalent circuits of states b, c, and d are shown in Fig. 2 
According to the operation principle of the DCOCC controlled DF buck converter described above, the average values of the low frequency inductor current i La and the high frequency inductor current i L are controlled to be equal with only one voltage loop compensator G c . In the following, the small signal model of the DCOCC controlled DF buck converter is established to design the voltage compensator G c .  III. THE SMALL SIGNAL MODEL OF THE DCOCC CONTROLLED DF BUCK CONVERTER Firstly, the small signal model of the one cycle controller is derived. Then this is done for the DF buck converter. Finally, the system block diagram of the DCOCC controlled DF buck converter will be established, and the transfer function for the input to output and the output impedance will be determined.
A. The Small Signal Model of the One Cycle Controller
Assuming that the ripples of i L and i La are very small, from (1), (4), and (5), the following can be obtained:
Perturb the variables in (6) , that is:
Substituting (7) into (6), and neglecting the second order nonlinear terms, the following is obtained: 
B. The Small Signal Model of the DF Buck Converter
Utilizing the state-space averaging method [11] , the block diagram of the DF buck converter is established, as shown in Fig. 5 , where: 
The open-loop input-to-output transfer function is:
The open-loop output impedance is: 
The transfer function from i L to i La is: 
When the load current is changing, if i La can keep up with i L as quickly as possible, the current stress of the high frequency switches is lower, as are its switch losses. From (25), the smaller the value of L a , the faster i La keeps up with changes of i L . However, if L a is too small, the effect of shunting the current through the high frequency switches will be weakened. Therefore, there has to be a trade off between them. Finally, the system block diagram of the DCOCC controlled DF buck converter is established, as shown in Fig. 7 . As the disturbance of the reference voltage is nearly zero, the whole system can be treated as a two-input single-output system.
The loop gain of the system is:
The close loop input to the output transfer function is:
The close loop output impedance is:
IV. SIMULATION VERIFICATION
The simulation parameters are as follows:
The traditional method described in [11] is used to design the voltage loop compensator G c . After compensation, the cross frequency is 25kHz and the phase margin is 76 o 。The magnitude and the phase curves of the loop gain of the system before and after compensated are shown in Fig. 8 . Fig. 9 (a) presents the simulation waveforms of i L and i La in the time domain and the calculated waveform of i La based on G iiao when the load current is changing between 20A and 25A and L a =10μH. Fig. 9(b) shows the above waveforms when L a =50μH. It can be seen that the simulation waveform of i La in time domain approximately coincides with the calculated waveform. It can also be seen that the smaller the low frequency inductor L a , the more quickly i La can keep up with i L , and the lower the current stresses of the high frequency switches S R and S f . Fig. 10(a) shows the simulated output voltage waveforms in the time domain and the calculated output voltage waveform based on G uuc when the input voltage is changing between 10V and 12V. Fig. 10(b) shows these two waveforms when the load current is changing between 20A and 25A. It can be seen that the simulated waveforms in the time domain coincide with those calculated, which verifies the correction of the theory analysis above.
V. EXPERIMENTAL VERIFICATION
The experimental parameters are almost the same as the simulation parameters. Fig. 11(a) shows the experimental waveforms of i L and i La . It can be seen that their average value is approximately equal. Fig. 11(b) shows the current waveforms of i SR and i SRa . Through S R and S Ra , it can be seen that the instantaneous value of i SR is much smaller than i Sra . Therefore, its switching losses are reduced. Fig. 11(c) shows the response of u o when i o is changing between 20A and 25A. Fig. 11(d) shows the response of u o when u in is changing between 10V and 12V. The experimental results are in accord with the simulation results.
VI. CONCLUSION
In this paper, a direct current control method based on the one cycle controller for a DF buck converter is proposed and the small signal model of it is established. Based on this model, the voltage loop compensator is designed. The simulation and experimental results have shown that:  Adopting the DCOCC can make the average current through the high frequency and low frequency inductor equal. Therefore, the current stress and switching losses of the high frequency switches are minimized.

The design of the voltage loop compensator is easy.
The cross frequency and phase margin of the loop gain have no effect on the fact that the current through the low frequency inductor keeps up with the changing of the current through the high frequency inductor. 
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